High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies - Zheng Wang - Books - Springer Verlag, Singapore - 9789811010729 - July 5, 2017
In case cover and title do not match, the title is correct

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies 1st ed. 2018 edition

Zheng Wang

Price
$ 121.99

Ordered from remote warehouse

Expected delivery Jun 10 - 24
Add to your iMusic wish list

High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies 1st ed. 2018 edition

This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors.


197 pages, 80 Tables, color; 72 Illustrations, color; 32 Illustrations, black and white; XX, 197 p.

Media Books     Hardcover Book   (Book with hard spine and cover)
Released July 5, 2017
ISBN13 9789811010729
Publishers Springer Verlag, Singapore
Pages 197
Dimensions 485 g

Show all

More by Zheng Wang